

## 4COM Segment type LCD Driver, 6uA typ.

### 1 Features

- Fixed 1/4 duty mode, Up to 184 dots
- Low power consumption design, 6uA current at typical condition
- Built-in OSC Circuit
- Internal LCD Contrast control Circuit
- Integrated Power-on Reset Circuit
- No external component required
- Interface: 2 line serial I2C
- Compatible with TTL/CMOS
- High EMC immunity

### 2 Applications


- Home electrical appliance
- Meter equipment etc.
- Toys
- PDA
- Clocks

### 3 Order Information

| Product Number | Package | Quantity |
|----------------|---------|----------|
| CN91C4S46      | COG     | 154/Tray |

### 4 PAD Description

| Name       | I/O | Function                                                                                                                                                                                                         |
|------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SDA        | I/O | 2-line serial I2C, data input and output<br>Open-Drain, and a pull-up resistor on board is needed.                                                                                                               |
| SCL        | I   | 2-line serial I2C, clock input<br>CMOS input, do not need a pull-up resistor.                                                                                                                                    |
| VSS        | I   | GND                                                                                                                                                                                                              |
| VDD        | I   | Power                                                                                                                                                                                                            |
| VLCD       | I   | Set LCD bias voltage. It can be directly tied to VDD, and then you can adjust the internal LCD bias voltage by setting the register EV[3:0]. The voltage applied to VLCD pin must be equal to or lower than VDD. |
| allseg     | I   | Should be directly tied to GND                                                                                                                                                                                   |
| SEG0~SEG45 | O   | SEGMENT driver output for LCD                                                                                                                                                                                    |
| COM0~COM3  | O   | COMMON driver output for LCD                                                                                                                                                                                     |





Die Thickness: 300um  
Die Size(without scribe lane): 4300um X 500um

Bump Hight: 9um ± 2um  
SEG Bump Width: 22um  
SEG Bump Space: 58um  
SEG Bump Pitch: 80um


VLCD=VDD

ITO connection sample:  
allseg=GND


"allseg" PAD is very important, it defines the SEG ITO pitch.  
Please refer to the SEG ITO samples as follows:



Power PAD



Mark1



Mark2


## 5 PAD Coordinates for COG

UNIT:  $\mu\text{m}$ 

| No | Name  | X   | Y    | No | Name   | X   | Y    |
|----|-------|-----|------|----|--------|-----|------|
| 1  | dummy | 110 | 30   | 39 | SEG37  | 110 | 3070 |
| 2  | SEG0  | 110 | 110  | 40 | SEG38  | 110 | 3150 |
| 3  | SEG1  | 110 | 190  | 41 | SEG39  | 110 | 3230 |
| 4  | SEG2  | 110 | 270  | 42 | SEG40  | 110 | 3310 |
| 5  | SEG3  | 110 | 350  | 43 | SEG41  | 110 | 3390 |
| 6  | SEG4  | 110 | 430  | 44 | SEG42  | 110 | 3470 |
| 7  | SEG5  | 110 | 510  | 45 | SEG43  | 110 | 3550 |
| 8  | SEG6  | 110 | 590  | 46 | SEG44  | 110 | 3630 |
| 9  | SEG7  | 110 | 670  | 47 | SEG45  | 110 | 3710 |
| 10 | SEG8  | 110 | 750  | 48 | COM0   | 110 | 3950 |
| 11 | SEG9  | 110 | 830  | 49 | COM1   | 110 | 4030 |
| 12 | SEG10 | 110 | 910  | 50 | COM2   | 110 | 4110 |
| 13 | SEG11 | 110 | 990  | 51 | COM3   | 110 | 4190 |
| 14 | SEG12 | 110 | 1070 | 52 | dummy  | 110 | 4270 |
| 15 | SEG13 | 110 | 1150 | 53 | GND    | 444 | 4140 |
| 16 | SEG14 | 110 | 1230 | 54 | GND    | 444 | 4020 |
| 17 | SEG15 | 110 | 1310 | 55 | VLCD   | 444 | 3797 |
| 18 | SEG16 | 110 | 1390 | 56 | VDD    | 444 | 3637 |
| 19 | SEG17 | 110 | 1470 | 57 | allseg | 444 | 3435 |
| 20 | SEG18 | 110 | 1550 | 58 | GND    | 444 | 3224 |
| 21 | SEG19 | 110 | 1630 | 59 | GND    | 444 | 3064 |
| 22 | SEG20 | 110 | 1710 | 60 | GND    | 444 | 2904 |
| 23 | SEG21 | 110 | 1790 | 61 | GND    | 444 | 2744 |
| 24 | SEG22 | 110 | 1870 | 62 | GND    | 444 | 2584 |
| 25 | SEG23 | 110 | 1950 | 63 | GND    | 444 | 2424 |
| 26 | SEG24 | 110 | 2030 | 64 | GND    | 444 | 2264 |
| 27 | SEG25 | 110 | 2110 | 65 | GND    | 444 | 2104 |
| 28 | SEG26 | 110 | 2190 | 66 | VDD    | 444 | 1860 |
| 29 | SEG27 | 110 | 2270 | 67 | VDD    | 444 | 1700 |
| 30 | SEG28 | 110 | 2350 | 68 | VDD    | 444 | 1540 |
| 31 | SEG29 | 110 | 2430 | 69 | VDD    | 444 | 1380 |
| 32 | SEG30 | 110 | 2510 | 70 | VDD    | 444 | 1220 |
| 33 | SEG31 | 110 | 2590 | 71 | VDD    | 444 | 1060 |
| 34 | SEG32 | 110 | 2670 | 72 | VDD    | 444 | 900  |
| 35 | SEG33 | 110 | 2750 | 73 | SCL    | 444 | 670  |
| 36 | SEG34 | 110 | 2830 | 74 | SDA    | 444 | 490  |
| 37 | SEG35 | 110 | 2910 | 75 | GND    | 444 | 280  |
| 38 | SEG36 | 110 | 2990 | 76 | GND    | 444 | 160  |



## 7 Block Diagram



## 8 Specifications

### 8.1 Absolute Maximum Ratings

| Parameter                     | Symbol     | Rating               | Units | Remarks           |
|-------------------------------|------------|----------------------|-------|-------------------|
| Power Supply Voltage          | $V_{DD}$   | -0.3 to +6.5         | V     | Power supply      |
| Power Supply Voltage 1        | $V_{LCD}$  | -0.3 to +6.5         | V     | LCD drive voltage |
| Input voltage range           | $V_{IN}$   | -0.3 to $V_{DD}+0.3$ | V     |                   |
| Soldering Temperature         | $T_{lead}$ | 260 (soldering, 10s) | °C    |                   |
| Operational temperature range | $T_{opr}$  | -40 to 105           | °C    |                   |
| Storage temperature range     | $T_{stg}$  | -55 to 150           | °C    |                   |


## 8.2 Electrical Characteristics

Test conditions: VDD=3.3V, TA = 25 °C unless otherwise noted.


| Parameter                    | Symbol              | Conditions                                                                           | Min                | Typ | Max                | Unit |
|------------------------------|---------------------|--------------------------------------------------------------------------------------|--------------------|-----|--------------------|------|
| VDD Power Range              | V <sub>DD</sub>     |                                                                                      | 2.7                | -   | 5.5                | V    |
| VLCD Power Range             | V <sub>LCD</sub>    | LCD drive voltage                                                                    | 2.7                | -   | V <sub>DD</sub>    | V    |
| "H" Level Input Voltage      | V <sub>IH</sub>     |                                                                                      | 0.8V <sub>DD</sub> | -   | V <sub>DD</sub>    | V    |
| "L" Level Input Voltage      | V <sub>IL</sub>     |                                                                                      | V <sub>SS</sub>    | -   | 0.2V <sub>DD</sub> | V    |
| SDA "L" Level Output Voltage | V <sub>OL_sda</sub> | I <sub>Load</sub> =-3mA<br>Without the consideration of ITO resistance on COG panel. | 0                  | -   | 0.4                | V    |
| COM/SEG ON Resistance        | R <sub>ON</sub>     | I <sub>Load</sub> =±10uA                                                             | -                  | 3   | -                  | kΩ   |
| Frame Frequency              | F <sub>clk</sub>    | FR=72Hz setting                                                                      | -                  | 72  | -                  | Hz   |
| Standby Current              | I <sub>DD1</sub>    | Display off, Oscillation off                                                         | -                  | -   | 1                  | uA   |
| Operating Current            | I <sub>DD2</sub>    | VDD=3.3V, Ta=25°C, SR=Power save mode 1, Frame inversion, FR=72Hz.                   | -                  | 6   | 20                 | uA   |

### 8.3 MPU Interface Characteristics

| Parameter                  | Symbol       | Conditions | Min | Typ | Max  | Unit |
|----------------------------|--------------|------------|-----|-----|------|------|
| Input Rise Time            | $t_r$        |            | -   | -   | 1000 | ns   |
| Input Fall Time            | $t_f$        |            | -   | -   | 300  | ns   |
| SCL Cycle Time             | $t_{SCYC}$   |            | 10  | -   | -    | μs   |
| "H" Level SCL Pulse Width  | $t_{SHW}$    |            | 4   | -   | -    | μs   |
| "L" Level SCL Pulse Width  | $t_{SLW}$    |            | 4.7 | -   | -    | μs   |
| SDA Set up Time            | $t_{SDS}$    |            | 250 | -   | -    | ns   |
| SDA Hold Time              | $t_{SDH}$    |            | 250 | -   | -    | ns   |
| Bus Free Time              | $t_{BUF}$    |            | 4.7 | -   | -    | μs   |
| START Condition Hold Time  | $t_{HD;STA}$ |            | 4   | -   | -    | μs   |
| START Condition Setup Time | $t_{SU;STA}$ |            | 4.7 | -   | -    | μs   |
| STOP Condition Setup Time  | $t_{SU;STO}$ |            | 4   | -   | -    | μs   |



## 9 Equivalent circuit of input and output



## 10 Command Registers Description

|        | 7 | 6 | 5 | 4       | 3  | 2        | 1       | 0    |
|--------|---|---|---|---------|----|----------|---------|------|
| ADSET  | C | 0 | 0 | P[4:0]  |    |          |         |      |
| DISCTL | C | 0 | 1 | FR[1:0] |    | LF       | SR[1:0] |      |
| MODSET | C | 1 | 0 | ULP     | EN | /        | /       | /    |
| EVRSET | C | 1 | 1 | 0       | 0  | EV[2:0]  |         |      |
| ICSET  | C | 1 | 1 | 0       | 1  | P[5]     | RST     | P[6] |
| BLKCTL | C | 1 | 1 | 1       | 0  | BLK[2:0] |         |      |
| APCTL  | C | 1 | 1 | 1       | 1  | EV[3]    | AON     | AOFF |



| Name     | Default | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|----------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P[6:0]   | 0000000 | DDRAM Address.<br>In the write mode, the range of address P [6:0] can be set as 0~2F(Hex).<br>In the read mode, the range of address P [6:0] can be set as 0~2F, 30~32(Hex).<br>Don't specify another address, otherwise address will be set to "0000000".<br>Note: The P[5] and P[6] are in the command 'ICSET'.                                                                                                                                                   |
| FR[1:0]  | 00      | Set Frame Frequency for Power Saving.<br>00, 72Hz, Normal Mode<br>01, 96Hz Operating Mode1<br>10, 49Hz, Operating Mode 2<br>11, 144Hz, Operating Mode 3                                                                                                                                                                                                                                                                                                             |
| LF       | 0       | Set Line or Frame inverse mode.<br>0, Line inverse<br>1, Frame inverse                                                                                                                                                                                                                                                                                                                                                                                              |
| SR[1:0]  | 10      | Set internal bias current for Power Saving.<br>00, *0.5, Power Save Mode 1<br>01, *0.67, Power Save Mode 2<br>10, *1.0, Normal Mode, default value<br>11, *1.8, High Power Mode                                                                                                                                                                                                                                                                                     |
| ULP      | 0       | Set '1' to enable the Ultra-Low-Power mode, which can decrease total power consumption further more along with 'SR' and 'FR' Power Save Mode.                                                                                                                                                                                                                                                                                                                       |
| EN       | 0       | 0: disable all blocks on-chip, all com/seg pin will be pulled to GND.<br>1: enable                                                                                                                                                                                                                                                                                                                                                                                  |
| EV[3:0]  | 0000    | Adjust resistor divider for LCD contrast setting.<br>0000, 1.000 * VLCD<br>0001, 0.975 * VLCD<br>0010, 0.950 * VLCD<br>0011, 0.925 * VLCD<br>0100, 0.900 * VLCD<br>0101, 0.875 * VLCD<br>0110, 0.850 * VLCD<br>0111, 0.825 * VLCD<br>1000, 0.800 * VLCD<br>1001, 0.775 * VLCD<br>1010, 0.750 * VLCD<br>1011, 0.725 * VLCD<br>1100, 0.700 * VLCD<br>1101, 0.675 * VLCD<br>1110, 0.650 * VLCD<br>1111, 0.625 * VLCD<br>Note: The bit EV[3] is in the command 'APCTL'. |
| RST      | 0       | Set '1' to reset all the registers in this table, but it won't reset the display data in the DDRAM.                                                                                                                                                                                                                                                                                                                                                                 |
| BLK[2:0] | 000     | Config the blink frequency.<br>000, No blink.                                                                                                                                                                                                                                                                                                                                                                                                                       |

|              |    |                                                                                                                                                                                                                                                                                 |
|--------------|----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|              |    | 001, 0.3Hz<br>010, 0.25Hz<br>011, 2Hz<br>100~111, 1Hz                                                                                                                                                                                                                           |
| AON:<br>AOFF | 00 | Config the pixel display.<br>00, All pixels are ON/OFF depending on the data in the display DDRAM.<br>01, All pixels are OFF regardless of DDRAM data.<br>10, All pixels are ON regardless of DDRAM data.<br>11, All pixels are OFF regardless of DDRAM data, the same as '01'. |

## 11 Function Description


### 11.1 Command and Data Transfer Method

This Device is transfer data by 2-line serial interface.

When input command or data by 2-line serial interface, it must be generated the state of "START condition" and "STOP condition".


When set SDA "H"→"L" in SCL="H", it become "START condition".

When set SDA "L"→"H" in SCL="H", it become "STOP condition".



START condition and STOP condition.

1. Generate "START condition".
2. Issue Slave address 0x7C.
3. Transfer command.
4. Transfer display data.
5. Generate "STOP condition"



Issue the Slave Address ("01111100" for Write Mode or "01111101" for Read Mode) after the "START condition" is generated. Command input follows after the Slave Address. The least significant bit (LSB) of the Slave Address determines if the operation to be done is Write or Read operation.

The MSB (command or data judgment bit) defines if the succeeding byte is a command or data.

When "command or data judgment bit" = '1', the next byte is a command.

When "command or data judgment bit" = '0', the next byte is display data.



Once it enters display data transfer condition, it cannot input any command.

To input command again, please generate the “START condition” again.

If “START condition” or “STOP condition” is inputted in the middle of command transmission, the command will be cancelled. If the Slave address is continuously inputted following “START condition”, it will be in command input condition.

Please input “Slave Address” in the first data transmission after “START condition”.


When Slave Address cannot be recognized in the first data transmission, Acknowledge does not return and the next transmission will be invalid. When data transmission is in invalid status and the “START condition” is transmitted again, it will return to valid status.

Note: Please confirm that MPU Interface characteristic of Input rise/fall time and setup/hold time in transferring command and data meet the AC specifications. Refer to “MPU Interface Characteristics”.

## 11.2 Write Display Data and Transfer Method


Set R/W bit to ‘0’ to come into write mode.

This device has Display Data RAM (DDRAM) of 46×4=184bit.




8bit data will be stored in DDRAM. The address to be written is the address specified by Address set command (ADSET), and the address is automatically incremented in every 4bit data.

Data can be continuously written in DDRAM by transmitting Data continuously.



## 11.3 Read Command Register and Transfer Method

The command registers can be read during read mode. The sequence for the command registers reading is shown below and is similar to the display data read sequence.





The command register addresses are described below. The following register settings can be read in this mode.

| Register | D7      | D6 | D5      | D4  | D3      | D2       | D1  | D0   | Address |
|----------|---------|----|---------|-----|---------|----------|-----|------|---------|
| REG1     | /       | /  | /       | /   | RST     | BLK[2:0] |     |      | 30h     |
| REG2     | FR[1:0] |    | SR[1:0] |     | LF      | EN       | AON | AOFF | 31h     |
| REG3     | /       | /  | /       | ULP | EV[3:0] |          |     |      | 32h     |





## 11.5 LCD Driving Waveform

### Line Inversion Mode



### Frame Inversion Mode



## 12 Important Statement

Chipnorth Electronic Technology (Nanjing) Co., Ltd. and its subsidiaries reserve the right to make modifications, improvements, corrections, or other changes to this document and to any of the products described herein at any time without notice. Chipnorth Electronic Technology (Nanjing) Co., Ltd. disclaims any liability arising out of the use of this document or any of the products described herein; Chipnorth Electronic Technology (Nanjing) Co., Ltd. does not transfer any license to its patents or trademarks or other rights. Any customer or user using this document or any of the products described herein assumes all risk and agrees to hold harmless Chipnorth Electronic Technology (Nanjing) Co., Ltd. and all companies whose products are displayed on Chipnorth Electronic Technology (Nanjing) Co., Ltd.

Chipnorth Electronic Technology (Nanjing) Co., Ltd. makes no warranty and assumes no responsibility for any products purchased through unauthorized sales channels. In the event that a customer purchases or uses a product from Chipnorth Electronic Technology (Nanjing) Co., Ltd. for any unintended or unauthorized use, the customer shall indemnify and hold harmless Chipnorth Electronic Technology (Nanjing) Co., Ltd. and its representatives from and against all claims, damages, and attorney's fees arising from any personal injury or death, directly or indirectly, arising out of or in connection with such purchase or use.