

## 1 Description

The CN9004C8S39 is a segment-based LCD driver chip with adjustable duty cycles of 1/4, 1/6, and 1/8, capable of driving up to 312 segments. This device is designed for low power consumption, achieving ultra-low power usage to reduce energy loss, making it suitable for power-saving applications.

## 2 Features

- Adjustable 1/8 Duty, 1/6 Duty, 1/4 Duty.
- Maximum  $39 \times 8 = 312$  Bits, with built-in Buffer AMP
- Low power consumption design, 5uA current at typical condition
- Internal LCD Contrast control Circuit
- No external component required
- Interface: 2 wire serial interfaces
- Compatible with TTL/CMOS
- Integrated reset and oscillator circuits

## 3 Key Specifications

- Supply Voltage Range (VDD): 2.5V to 5.5V
- Supply Voltage Range (VLCD): 2.5V to 5.5V
- Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Frame Rate (fclk): 64Hz (Typ)

## 4 Applications

- Home electrical appliance
- Meter equipment etc.
- Toys
- PDA
- Clocks
- Home automation

## 5 Order Information

| Product Number | Package | Quantity/Tape |
|----------------|---------|---------------|
| CN9004C8S39    | TSSOP48 | 3500/Reel     |
| CN9004C8S39L   | LQFP48  | TBD           |
| CN9004C8S39K   | LQFP52  | TBD           |

## 6 Marking




| Product Number | Marking             |
|----------------|---------------------|
| CN9004C8S39    | CN9004C8S39<br>YYWW |
| CN9004C8S39L   | CN9004C8S39<br>YYWW |
| CN9004C8S39K   | CN9004C8S39<br>YYWW |

Note: YY=Year WW=Week.

Green (RoHS & HF): CHIPNORTH defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your CHIPNORTH representative directly.

Moisture sensitivity level(MSL):3


## 7 Pinout



## 8 Pin Descriptions


| Pin Name | I/O | TSSOP48    | LQFP48     | LQFP52     | Function                                                                                                                           |
|----------|-----|------------|------------|------------|------------------------------------------------------------------------------------------------------------------------------------|
| SDA      | I/O | 48         | 18         | 20         | 2-line serial data input and output                                                                                                |
| SCL      | I   | 47         | 17         | 19         | 2-line serial clock input                                                                                                          |
| VSS      | I   | 3          | 21         | 23         | GND                                                                                                                                |
| VDD      | I   | 1          | 19         | 21         | Power supply for logic                                                                                                             |
| VLCD     | I   | 2          | 20         | 22         | Power supply for LCD drive                                                                                                         |
| SEG0~34  | O   | 24~4,46~33 | 42~22,16~3 | 44~24,18~5 | SEGMENT driver output for LCD                                                                                                      |
| SEG35~38 | O   | -          | -          | 4~1        | SEGMENT driver output for LCD                                                                                                      |
| COM0~3   | O   | 32~29      | 2,1,48,47  | 52~49      | COMMON driver output for LCD                                                                                                       |
| COM4     | O   | 28         | 46         | 48         | In 8COM mode, the COM4 signal is output.<br>In 6COM mode, the COM4 signal is output.<br>In 4COM mode, the SEG39 signal is output   |
| COM5     | O   | 27         | 45         | 47         | In 8COM mode, the COM5 signal is output.<br>In 6COM mode, the COM5 signal is output.<br>In 4COM mode, the SEG40 signal is output   |
| COM6     | O   | 26         | 44         | 46         | In 8COM mode, the COM6 signal is output.<br>In 6COM mode, the SEG39 signal is output.<br>In 4COM mode, the SEG41 signal is output. |
| COM7     | O   | 25         | 43         | 45         | In 8COM mode, the COM7 signal is output.<br>In 6COM mode, the SEG40 signal is output.<br>In 4COM mode, the SEG42 signal is output. |

## 9 Typical Application



Note: \* R2 is optional.

## 10 Block Diagram



## 11 Specifications

### 11.1 Absolute Maximum Ratings

| Parameter                     | Symbol            | Rating                       | Unit | Remarks           |
|-------------------------------|-------------------|------------------------------|------|-------------------|
| Power Supply Voltage          | V <sub>DD</sub>   | -0.3 to +6.5                 | V    | Power supply      |
| Power Supply Voltage 1        | V <sub>LCD</sub>  | -0.3 to +6.5                 | V    | LCD drive voltage |
| Input voltage range           | V <sub>IN</sub>   | -0.3 to V <sub>DD</sub> +0.3 | V    |                   |
| Soldering Temperature         | T <sub>lead</sub> | 260 (soldering, 10s)         | °C   |                   |
| Operational temperature range | T <sub>opr</sub>  | -40 to +125                  | °C   |                   |
| Storage temperature range     | T <sub>stg</sub>  | -55 to +150                  | °C   |                   |

Note: Operating beyond the absolute maximum rated values may result in IC damage.


### 11.2 Recommended Operating Ratings (Ta=-40°C to +125°C, VSS=0V)

| Parameter             | Symbol           | Min | Typ | Max | Unit | Remarks           |
|-----------------------|------------------|-----|-----|-----|------|-------------------|
| Power Supply Voltage1 | V <sub>DD</sub>  | 2.5 | -   | 5.5 | V    | Power supply      |
| Power Supply Voltage2 | V <sub>LCD</sub> | 2.5 | -   | 5.5 | V    | LCD drive voltage |


### 11.3 Electrical Characteristics

DC Characteristics (VDD=2.5 to 5.5V, VLCD=2.5 to 5.5V, VSS=0V, Ta=-40°C to +125°C, unless otherwise specified)

| Parameter                |     | Symbol              | Conditions                                                                            | Min | Typ | Max | Unit |
|--------------------------|-----|---------------------|---------------------------------------------------------------------------------------|-----|-----|-----|------|
| “H” level input voltage  |     | V <sub>IH</sub>     | SDA,SCL                                                                               | 1.4 | -   | VDD | V    |
| “L” level input voltage  |     | V <sub>IL</sub>     | SDA,SCL                                                                               | VSS | -   | 0.4 | V    |
| “H” level input current  |     | I <sub>IH</sub>     | SDA,SCL                                                                               | -   | -   | 1   | μA   |
| “L” level input current  |     | I <sub>IL</sub>     | SDA,SCL                                                                               | -1  | -   | -   | μA   |
| LCD driver on resistance | SEG | R <sub>ON</sub>     | Iload=±10μA                                                                           | -   | 3.5 | -   | kΩ   |
|                          | COM | R <sub>ON</sub>     |                                                                                       | -   | 3.5 | -   | kΩ   |
| Standby current          |     | I <sub>ST</sub>     | Display off, Oscillation off                                                          | -   | -   | 1   | μA   |
| Power consumption 1      |     | I <sub>DD</sub>     | VDD=3.3V, VLCD=5V, Ta=25°C,<br>Power save mode1, FR=64Hz,1/4 bias,<br>Frame inversion | -   | 2.5 | 5   | μA   |
| Power consumption 2      |     | I <sub>LCD</sub>    | VDD=3.3V,VLCD=5V,Ta=25°C,<br>Power save mode1, FR=64Hz,1/4 bias,<br>Frame inversion   | -   | 4.7 | 10  | μA   |
| Frame frequency          |     | f <sub>CLK</sub>    | FR = 64Hz, VDD=3.3V                                                                   | -   | 64  | -   | Hz   |
| Input rise time          |     | t <sub>r</sub>      | -                                                                                     | -   | -   | 0.3 | μs   |
| Input fall time          |     | t <sub>f</sub>      | -                                                                                     | -   | -   | 0.3 | μs   |
| SCL cycle time           |     | t <sub>SCYC</sub>   | -                                                                                     | 2.5 | -   | -   | μs   |
| SCL “H” pulse            |     | t <sub>SHW</sub>    | -                                                                                     | 0.6 | -   | -   | μs   |
| SCL “L” pulse            |     | t <sub>SLW</sub>    | -                                                                                     | 1.2 | -   | -   | μs   |
| SDA setup time           |     | t <sub>SDS</sub>    | -                                                                                     | 100 | -   | -   | ns   |
| SDA hold time            |     | t <sub>SDH</sub>    | -                                                                                     | 100 | -   | -   | ns   |
| IIC free time            |     | t <sub>BUF</sub>    | -                                                                                     | 1.3 | -   | -   | μs   |
| START hold time          |     | t <sub>HD;STA</sub> | -                                                                                     | 0.6 | -   | -   | μs   |
| START setup time         |     | t <sub>SU;STA</sub> | -                                                                                     | 0.6 | -   | -   | μs   |
| STOP setup time          |     | t <sub>SU;STO</sub> | -                                                                                     | 0.6 | -   | -   | μs   |




## 12 I/O equivalent circuit



## 13 Command Registers Description

D7 It is the judgment of command or data bit;  
C=0, Represents the next byte (D7~D0) is write data  
C=1, Represents the next byte is command



|        | D7 | D6 | D5     | D4       | D3      | D2 | D1        | D0   |
|--------|----|----|--------|----------|---------|----|-----------|------|
| ADSET  | C  | 0  | P[5:0] |          |         |    |           |      |
| EVRSET | C  | 1  | 0      | EVR[4:0] |         |    |           |      |
| DISCTL | C  | 1  | 1      | 0        | FR[1:0] |    | SR[1:0]   |      |
| ICSET  | C  | 1  | 1      | 1        | 0       | LF | RST       | EN   |
| APCTL  | C  | 1  | 1      | 1        | 1       | 0  | AON       | AOFF |
| MODEST | C  | 1  | 1      | 1        | 1       | 1  | DUTY[1:0] |      |

| Name        | Default | Description                                                                                                                                                                                                                                                                                                                                                            |
|-------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P[5:0]      | 000000  | DDRAM address. The address range can be set from 00 to 28 (Hex).<br>Addresses outside this range are not permitted; if set, the address will default to "000000".                                                                                                                                                                                                      |
| FR[1:0]     | 00      | To save power, set the frame frequency as follows:<br>00: 64Hz, Normal Mode<br>01: 125Hz, Power Mode 1<br>10: 250Hz, Power Mode 2<br>11: 50Hz, Power Mode 3<br>*The current consumption decreases in the following order:<br>Power Mode 2 > Power Mode 1 > Normal Mode > Power Mode 3.                                                                                 |
| SR[1:0]     | 10      | To conserve power, set the internal bias current as follows:<br>00: $\times 0.5$ , Power Save Mode 1<br>01: $\times 0.67$ , Power Save Mode 2<br>10: $\times 1.0$ , Normal Mode<br>11: $\times 1.8$ , High Power Mode<br>*The current consumption increases in the following order:<br>Power Save Mode 1 < Power Save Mode 2 < Normal Mode < High Power Mode.          |
| LF          | 1       | Set Line or Frame Inversion Mode:<br>0: Line Inversion<br>1: Frame Inversion<br>Operation current: Line inversion > Frame inversion<br>For drive mode of Line inversion and Frame inversion, refer to LCD waveform.                                                                                                                                                    |
| RST         | 0       | Setting '1' will reset all command registers in this table, but will not reset the display data in DDRAM.<br>Note: Do not set LF and EN simultaneously during the reset.                                                                                                                                                                                               |
| EN          | 0       | 0: Display Off<br>1: Display On<br>Display Off: This command does not affect the data in DDRAM. All COM and SEG outputs stop after one frame. The "Display Off" mode ends when "Display On" is set.<br>Display On: COM and SEG outputs are activated, allowing data from DDRAM to be read and displayed.                                                               |
| AON<br>AOFF | 00      | Control Pixel Display:<br>00: Normal Mode<br>01: All Pixels OFF. Turns off all pixels (independent of DDRAM data).<br>10: All Pixels ON. Lights up all pixels (independent of DDRAM data).<br>11: Same as 01. Turns off all pixels (independent of DDRAM data).<br>The AON/AOFF commands are only effective when the display is on (EN=1) and do not alter DDRAM data. |
| EVR[4:0]    | 00000   | Display Contrast Setting: For detailed information, refer to the table relating the highest voltage V0 to VLCD.                                                                                                                                                                                                                                                        |
| DUTY[1:0]   | 00      | 00: Work in 8 COM Mode<br>01: Work in 4 COM Mode<br>10: Work in 6 COM Mode<br>11: Same as 10, Work in 6 COM Mode                                                                                                                                                                                                                                                       |

## 14 Maximum voltage V0 and VLCD relationship table

| EVR | Calculation formula | VLCD =5.500 | VLCD =5.000 | VLCD =4.000 | VLCD =3.500 | VLCD =3.000 | VLCD =2.500 | Unit |
|-----|---------------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 0   | VLCD                | V0=5.500    | V0=5.000    | V0=4.000    | V0=3.500    | V0=3.000    | V0=2.500    | [V]  |
| 1   | 0.967*VLCD          | V0=5.323    | V0=4.839    | V0=3.871    | V0=3.387    | V0=2.903    | V0=2.419    | [V]  |
| 2   | 0.937*VLCD          | V0=5.156    | V0=4.688    | V0=3.750    | V0=3.281    | V0=2.813    | V0=2.344    | [V]  |
| 3   | 0.909*VLCD          | V0=5.000    | V0=4.545    | V0=3.636    | V0=3.182    | V0=2.727    | V0=2.273    | [V]  |
| 4   | 0.882*VLCD          | V0=4.853    | V0=4.412    | V0=3.529    | V0=3.088    | V0=2.647    | V0=2.206    | [V]  |
| 5   | 0.857*VLCD          | V0=4.714    | V0=4.286    | V0=3.429    | V0=3.000    | V0=2.571    | V0=2.143    | [V]  |
| 6   | 0.833*VLCD          | V0=4.583    | V0=4.167    | V0=3.333    | V0=2.917    | V0=2.500    | V0=2.083    | [V]  |
| 7   | 0.810*VLCD          | V0=4.459    | V0=4.054    | V0=3.243    | V0=2.838    | V0=2.432    | V0=2.027    | [V]  |
| 8   | 0.789*VLCD          | V0=4.342    | V0=3.947    | V0=3.158    | V0=2.763    | V0=2.368    | V0=1.974    | [V]  |
| 9   | 0.769*VLCD          | V0=4.231    | V0=3.846    | V0=3.077    | V0=2.692    | V0=2.308    | V0=1.923    | [V]  |
| 10  | 0.750*VLCD          | V0=4.125    | V0=3.750    | V0=3.000    | V0=2.625    | V0=2.250    | V0=1.875    | [V]  |
| 11  | 0.731*VLCD          | V0=4.024    | V0=3.659    | V0=2.927    | V0=2.561    | V0=2.195    | V0=1.829    | [V]  |
| 12  | 0.714*VLCD          | V0=3.929    | V0=3.571    | V0=2.857    | V0=2.500    | V0=2.143    | V0=1.786    | [V]  |
| 13  | 0.697*VLCD          | V0=3.837    | V0=3.488    | V0=2.791    | V0=2.442    | V0=2.093    | V0=1.744    | [V]  |
| 14  | 0.681*VLCD          | V0=3.750    | V0=3.409    | V0=2.727    | V0=2.386    | V0=2.045    | V0=1.705    | [V]  |
| 15  | 0.666*VLCD          | V0=3.667    | V0=3.333    | V0=2.667    | V0=2.333    | V0=2.000    | V0=1.667    | [V]  |
| 16  | 0.652*VLCD          | V0=3.587    | V0=3.261    | V0=2.609    | V0=2.283    | V0=1.957    | V0=1.630    | [V]  |
| 17  | 0.638*VLCD          | V0=3.511    | V0=3.191    | V0=2.553    | V0=2.234    | V0=1.915    | V0=1.596    | [V]  |
| 18  | 0.625*VLCD          | V0=3.438    | V0=3.125    | V0=2.500    | V0=2.188    | V0=1.875    | V0=1.563    | [V]  |
| 19  | 0.612*VLCD          | V0=3.367    | V0=3.061    | V0=2.449    | V0=2.143    | V0=1.837    | V0=1.531    | [V]  |
| 20  | 0.600*VLCD          | V0=3.300    | V0=3.000    | V0=2.400    | V0=2.100    | V0=1.800    | V0=1.500    | [V]  |
| 21  | 0.588*VLCD          | V0=3.235    | V0=2.941    | V0=2.353    | V0=2.059    | V0=1.765    | V0=1.471    | [V]  |
| 22  | 0.576*VLCD          | V0=3.173    | V0=2.885    | V0=2.308    | V0=2.019    | V0=1.731    | V0=1.442    | [V]  |
| 23  | 0.566*VLCD          | V0=3.113    | V0=2.830    | V0=2.264    | V0=1.981    | V0=1.698    | V0=1.415    | [V]  |
| 24  | 0.555*VLCD          | V0=3.056    | V0=2.778    | V0=2.222    | V0=1.944    | V0=1.667    | V0=1.389    | [V]  |
| 25  | 0.545*VLCD          | V0=3.000    | V0=2.727    | V0=2.182    | V0=1.909    | V0=1.636    | V0=1.364    | [V]  |
| 26  | 0.535*VLCD          | V0=2.946    | V0=2.679    | V0=2.143    | V0=1.875    | V0=1.607    | V0=1.339    | [V]  |
| 27  | 0.526*VLCD          | V0=2.895    | V0=2.632    | V0=2.105    | V0=1.842    | V0=1.579    | V0=1.316    | [V]  |
| 28  | 0.517*VLCD          | V0=2.845    | V0=2.586    | V0=2.069    | V0=1.810    | V0=1.552    | V0=1.293    | [V]  |
| 29  | 0.508*VLCD          | V0=2.797    | V0=2.542    | V0=2.034    | V0=1.780    | V0=1.525    | V0=1.271    | [V]  |
| 30  | 0.500*VLCD          | V0=2.750    | V0=2.500    | V0=2.000    | V0=1.750    | V0=1.500    | V0=1.250    | [V]  |
| 31  | 0.491*VLCD          | V0=2.705    | V0=2.459    | V0=1.967    | V0=1.721    | V0=1.475    | V0=1.230    | [V]  |


Note:

- 1.The shaded areas are prohibited for setting.
- 2.VLCD-V0>0.3V
- 3.V0>2.5V

## 15 LCD Drive Waveform


(1/3bias,1/4duty)

Line inversion mode




(1/3bias,1/4duty)

Frame inversion mode







**(1/4bias,1/6duty) Line inversion mode**




### (1/4bias,1/6duty) Frame inversion mode



**(1/4bias,1/8duty) Line inversion mode**




### (1/4bias,1/8duty) Frame inversion mode



## 16 Function Description

### 16.1 Command and Data Transfer Method


When transmitting commands or data through the 2-wire serial interface, this device must generate "START condition" and "STOP condition" states. When SCL is held high and SDA transitions from a high to a low level, it is considered a "START condition". When SCL is held high and SDA transitions from a low to a high level, it is considered a "STOP condition".



Start and Stop Conditions Diagram

Method of how to transfer command and data is shown as follows.

1. Generate "START condition".
2. Issue Slave address 0x7C.
3. Transfer command.
4. Transfer display data.
5. Generate "STOP condition".



### 16.2 Acknowledge


When transfer data, always need Acknowledge.

Data format is 8bits and return Acknowledge after transfer 8bits data.

When SCL 8<sup>th</sup> = "L" after transfer 8bit data (Slave Address, Command, Display Data), output "L" and open SDA line.

When SCL 9<sup>th</sup> = "L", stop output function. (As Output format is NMOS-Open-Drain, can't output "H" level.)

If no need Acknowledge function, please input "L" level from SCL 8<sup>th</sup> = "L" to SCL 9<sup>th</sup> = "L".



### 16.3 Command Transfer Method

After generating the “start condition”, send the slave address “01111100”(write mode), and then immediately transmit the command. The most significant bit (MSB), known as the “command or data indicator bit”, defines whether the following byte is a command or data. When the “command or data indicator bit” is set to “1”, the next byte is treated as a command. When the “command or data indicator bit” is set to “0”, the next byte is considered display data.

|   |               |   |   |         |   |   |         |   |   |         |   |   |         |   |              |     |   |
|---|---------------|---|---|---------|---|---|---------|---|---|---------|---|---|---------|---|--------------|-----|---|
| S | Slave address | A | 1 | Command | A | 1 | Command | A | 1 | Command | A | 0 | Command | A | Display Data | ... | P |
|---|---------------|---|---|---------|---|---|---------|---|---|---------|---|---|---------|---|--------------|-----|---|

CN9004C8S39 is equipped with a 280-bit display data RAM (DDRAM), organized as 35×8. When the R/W bit of the address is “0”, it indicates a write data mode. The correspondence between display data and write data, as well as the correspondence between DDRAM data, addresses, and display, is as follows.

| Slave address |         |                   |   | Command |         |              |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |     |   |
|---------------|---------|-------------------|---|---------|---------|--------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|-----|---|
| S             | 0111110 | 0                 | A | 0       | 0000000 | A            | a | b | c | d | e | f | g | h | A | i | j | k | l | m | n | o | p | A | ... | P |
|               |         | R/W=0(Write Mode) |   |         |         | Display Data |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |     |   |

8-bit data is written into the DDRAM. The writing area is specified by the ADSET command, and the address for each 8-bit data automatically increments. Therefore, continuous data transmission can be used to continuously write data into the DDRAM.

|     |   | 0h   | 1h   | 2h   | 3h   | 4h   | 5h   | 6h   | 7h   | ..... | 25h | 26h   |       |
|-----|---|------|------|------|------|------|------|------|------|-------|-----|-------|-------|
| BIT | 0 | a    | i    |      |      |      |      |      |      |       |     |       | COM0  |
|     | 1 | b    | j    |      |      |      |      |      |      |       |     |       | COM1  |
|     | 2 | c    | k    |      |      |      |      |      |      |       |     |       | COM2  |
|     | 3 | d    | l    |      |      |      |      |      |      |       |     |       | COM3  |
|     | 4 | e    | m    |      |      |      |      |      |      |       |     |       | COM4  |
|     | 5 | f    | n    |      |      |      |      |      |      |       |     |       | COM5  |
|     | 6 | g    | o    |      |      |      |      |      |      |       |     |       | COM6  |
|     | 7 | h    | p    |      |      |      |      |      |      |       |     |       | COM7  |
|     |   | SEG0 | SEG1 | SEG2 | SEG3 | SEG4 | SEG5 | SEG6 | SEG7 |       |     | SEG37 | SEG38 |

Data map (DUTY[1:0]=00)

|     |   | 0h   | 1h   | 2h   | 3h   | 4h   | 5h   | 6h   | 7h   | ..... | 27h | 28h   |       |
|-----|---|------|------|------|------|------|------|------|------|-------|-----|-------|-------|
| BIT | 0 | a    | i    |      |      |      |      |      |      |       |     |       | COM0  |
|     | 1 | b    | j    |      |      |      |      |      |      |       |     |       | COM1  |
|     | 2 | c    | k    |      |      |      |      |      |      |       |     |       | COM2  |
|     | 3 | d    | l    |      |      |      |      |      |      |       |     |       | COM3  |
|     | 4 | e    | m    |      |      |      |      |      |      |       |     |       | COM4  |
|     | 5 | f    | n    |      |      |      |      |      |      |       |     |       | COM5  |
|     | 6 | g    | o    |      |      |      |      |      |      |       |     |       |       |
|     | 7 | h    | p    |      |      |      |      |      |      |       |     |       |       |
|     |   | SEG0 | SEG1 | SEG2 | SEG3 | SEG4 | SEG5 | SEG6 | SEG7 |       |     | SEG39 | SEG40 |

Data map (DUTY[1:0]=10/11)

|   | 0h   | 1h   | 2h   | 3h   | 4h   | 5h    | 6h    | 7h    | ..... | 14h   | 15h   |      |
|---|------|------|------|------|------|-------|-------|-------|-------|-------|-------|------|
| 0 | a    | i    |      |      |      |       |       |       |       |       |       | COM0 |
| 1 | b    | j    |      |      |      |       |       |       |       |       |       | COM1 |
| 2 | c    | k    |      |      |      |       |       |       |       |       |       | COM2 |
| 3 | d    | l    |      |      |      |       |       |       |       |       |       | COM3 |
|   | SEG0 | SEG2 | SEG4 | SEG6 | SEG8 | SEG10 | SEG12 | SEG14 |       | SEG40 | SEG42 |      |
| 4 | e    | m    |      |      |      |       |       |       |       |       |       | COM0 |
| 5 | f    | n    |      |      |      |       |       |       |       |       |       | COM1 |
| 6 | g    | o    |      |      |      |       |       |       |       |       |       | COM2 |
| 7 | h    | p    |      |      |      |       |       |       |       |       |       | COM3 |
|   | SEG1 | SEG3 | SEG5 | SEG7 | SEG9 | SEG11 | SEG13 | SEG15 |       | SEG41 |       |      |

Data map (DUTY[1:0]=01)

## 16.4 Read Command Register and Transfer Method

CN9004C8S39 enters “Read mode” when R/W bit of Slave address is “1”.

During Read mode the command registers can be read.

The sequence for the command register read is shown below.

| Slave address |         |   |   |   | Command |   |   | Slave address |   |   |      |   |   |  |
|---------------|---------|---|---|---|---------|---|---|---------------|---|---|------|---|---|--|
| S             | 0111110 | 0 | A | 1 | ADSET   | A | S | 0111110       | 1 | A | Data | A | P |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |
|               |         |   |   |   |         |   |   |               |   |   |      |   |   |  |

The following register settings can be read in this mode.

Only one register setting can be read at once, after reading register setting, CN9004C8S39 will exit from read mode and wait for slave address. If all register setting needs to be read, please make sequence for “REG1” and “REG2”, respectively.

| Register | D7        | D6 | D5      | D4       | D3 | D2 | D1  | D0   | Address |
|----------|-----------|----|---------|----------|----|----|-----|------|---------|
| REG1     | DUTY[1:0] |    | RST     | EVR[4:0] |    |    |     |      | 29h     |
| REG2     | FR[1:0]   |    | SR[1:0] |          | LF | EN | AON | AOFF | 2Ah     |

## 17 Initialize sequence

Please follow the sequence below after Power-On to set this device to initial condition. Power on

↓  
STOP condition  
↓  
START condition  
↓  
Issue Slave address  
↓  
Execute Software Reset by ICSET command  
Each register value and DDRAM address is initialized to their default values.  
DDRAM data is random after power on.

## 18 Working Example

| No. | Input         | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Descriptions                                                                  |
|-----|---------------|----|----|----|----|----|----|----|----|-------------------------------------------------------------------------------|
| 1   | Power on      |    |    |    |    |    |    |    |    | VDD=0 to 5V(Tr=0.1ms)                                                         |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 2   | wait 100us    |    |    |    |    |    |    |    |    | Initialize IC                                                                 |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 3   | Stop          |    |    |    |    |    |    |    |    | Stop condition                                                                |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 4   | Start         |    |    |    |    |    |    |    |    | Start condition                                                               |
| 5   | Slave address | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | Issue slave address                                                           |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 6   | ICSET         | 1  | 1  | 1  | 1  | 0  | *  | 1  | *  | Software Reset                                                                |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 7   | DISCTL        | 1  | 1  | 1  | 0  | 0  | 0  | 1  | 0  | Unnecessary when initial value setup<br>(If you need to change the condition) |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 8   | EVRSET        | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | Unnecessary when initial value setup<br>(If you need to change the condition) |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 9   | ADSET         | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | RAM address set                                                               |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 10  | Display Data  | *  | *  | *  | *  | *  | *  | *  | *  | Address 00h                                                                   |
|     | ⋮             |    |    |    |    |    |    |    |    | ⋮                                                                             |
|     | Display Data  | *  | *  | *  | *  | *  | *  | *  | *  | Address 28h                                                                   |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 11  | Stop          |    |    |    |    |    |    |    |    | Stop condition                                                                |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 12  | Start         |    |    |    |    |    |    |    |    | Start condition                                                               |
| 13  | Slave address | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | Issue slave address                                                           |
|     | ↓             |    |    |    |    |    |    |    |    |                                                                               |
| 14  | ICSET         | 1  | 1  | 1  | 1  | 0  | *  | 0  | 1  | Display ON                                                                    |




## 19 Caution in P.O.R circuit use

This device has “P.O.R.” (Power-On Reset) circuit and Software Reset function.

Please keep the following recommended Power-On conditions in order to power up properly.


Please set power up conditions to meet the recommended  $t_R$ ,  $t_F$ ,  $t_{OFF}$ , and  $V_{bot}$  spec below in order to ensure P.O.R. operation.



| Recommended condition of $t_R$ , $t_F$ , $t_{OFF}$ , $V_{bot}$ ( $T_a=25\text{ }^{\circ}\text{C}$ ) |               |                |                |
|-----------------------------------------------------------------------------------------------------|---------------|----------------|----------------|
| $t_R$                                                                                               | $t_F$         | $t_{OFF}$      | $V_{bot}$      |
| Less than 5ms                                                                                       | Less than 5ms | More than 20ms | Less than 0.3V |

If it is difficult to meet above conditions, execute the following sequence after Power-On.

- 1) STOP condition
- 2) START condition.
- 3) Issue Slave address.
- 4) Execute Software Reset (ICSET) command.




## 20 Power Up Sequence and Power Down Sequence

To prevent incorrect display, malfunction and abnormal current,

VDD must be turned on before VLCD In power up sequence.


VDD must be turned off after VLCD In power down sequence.

Please satisfies  $t_1 > 0\text{ns}$ ,  $t_2 > 0\text{ns}$ .




## 21 Package Information

### TSSOP48




| SIZE<br>SYMBOL | MIN<br>(mm) | MAX<br>(mm) | SIZE<br>SYMBOL | MIN<br>(mm) | MAX<br>(mm) |
|----------------|-------------|-------------|----------------|-------------|-------------|
| A              |             | 1.2         | e              | 0.5         |             |
| A1             | 0.03        | 0.13        | b              | 0.17        | 0.27        |
| A2             | 0.824       | 1.024       | R1             | 0.22TYP     |             |
| E              | 7.9         | 8.3         | R2             | 0.22TYP     |             |
| E1             | 6           | 6.2         | A-A            | 0.12        | 0.22        |
| D              | 12.4        | 12.6        | $\theta1$      | 12°TYP      |             |
| L              |             | 1           | $\theta2$      | 12°TYP      |             |
| L1             | 0.35        | 0.65        | $\theta3$      | 0°          | 8°          |

## LQFP48



|                   | SIZE<br>SYM | MIN<br>(mm) | NOM<br>(mm) | MAX<br>(mm) |                  | SIZE<br>SYM | MIN<br>(mm) | NOM<br>(mm) | MAX<br>(mm) |
|-------------------|-------------|-------------|-------------|-------------|------------------|-------------|-------------|-------------|-------------|
| TOTAL THICKNESS   | A           | -           | -           | 1.60        | LEAD PITCH       | e           | 0.50BSC     |             |             |
| STAND OFF         | A1          | 0.05        | 0.10        | 0.20        | CHAMFER          | h           | 0.20        | 0.30        | 0.40        |
| BODY THICKNESS    | A2          | 1.35        | 1.40        | 1.45        | FOOT LENGTH      | L           | 0.45        | 0.65        | 0.75        |
| UP BODY THICKNESS | A3          | 0.64BSC     |             |             | LEAD LENGTH      | L1          | 1.00BSC     |             |             |
| THIMBLE DEPTH     | A4          | 0.10        | 0.20        | 0.30        | MEASURE POINT    | L2          | 0.25BSC     |             |             |
| LEAD WIDTH        | b           | 0.17        | 0.225       | 0.28        | R RADIUS         | R           | 0.15 REF    |             |             |
| LEAD WIDTH        | b1          | 0.20BSC     |             |             | R1 RADIUS        | R1          | 0.12 REF    |             |             |
| L/F THICKNESS     | c           | 0.127       | -           | 0.16        | ANGLE FOR MOLD   | θ           | 12° TYP     |             |             |
| L/F THICKNESS     | c1          | 0.107       | 0.127       | 0.147       | ANGLE FOR MOLD   | θ1          | 12° TYP     |             |             |
| TOTAL SIZE X      | D           | 8.80        | 9.00        | 9.20        | ANGLE FOR LEAD   | θ2          | 4° TYP      |             |             |
| BODY SIZE X       | D1          | 6.90        | 7.00        | 7.10        | ANGLE FOR FOOT   | θ3          | 0° ~8°      |             |             |
| TOTAL SIZE Y      | E           | 8.80        | 9.00        | 9.20        | THIMBLE DIAMETER | Ø           | 1.10        | 1.20        | 1.30        |
| BODY SIZE Y       | E1          | 6.90        | 7.00        | 7.10        |                  |             |             |             |             |

LQFP52



NOTES:  
ALL DIMENSIONS REFER TO JEDEC STANDARD  
MS-026 BCE DO NOT INCLUDE MOLD FLASH  
OR PROTRUSIONS

| SIZE<br>SYMBOL | MIN<br>(mm) | NOM<br>(mm) | MAX<br>(mm) | SIZE<br>SYMBOL | MIN<br>(mm) | NOM<br>(mm) | MAX<br>(mm) |
|----------------|-------------|-------------|-------------|----------------|-------------|-------------|-------------|
| A              | -           | -           | 1.60        | e              | 0.55        | 0.65        | 0.75        |
| A1             | 0.05        | -           | 0.20        | L              | 0.45        | 0.60        | 0.75        |
| A2             | 1.30        | 1.40        | 1.50        | L1             | 1.00REF     |             |             |
| A3             | 0.59        | 0.64        | 0.69        | L2             | 0.25BSC     |             |             |
| b              | 0.28        | -           | 0.37        | R1             | 0.08        | -           | -           |
| b1             | 0.27        | 0.30        | 0.33        | R2             | 0.08        | -           | -           |
| c              | 0.13        | -           | 0.18        | S              | 0.15        | -           | -           |
| c1             | 0.12        | 0.13        | 0.14        | θ              | 0°          | 3.5°        | 7°          |
| D              | 11.80       | 12.00       | 12.20       | θ1             | 0°          | -           | -           |
| D1             | 9.90        | 10.00       | 10.10       | θ2             | 11°         | 12°         | 13°         |
| E              | 11.80       | 12.00       | 12.20       | θ3             | 11°         | 12°         | 13°         |
| E1             | 9.90        | 10.00       | 10.10       |                |             |             |             |

## 22 Important Statement

Chipnorth Electronic Technology (Nanjing) Co., Ltd. and its subsidiaries reserve the right to make modifications, improvements, corrections, or other changes to this document and to any of the products described herein at any time without notice. Chipnorth Electronic Technology (Nanjing) Co., Ltd. disclaims any liability arising out of the use of this document or any of the products described herein; Chipnorth Electronic Technology (Nanjing) Co., Ltd. does not transfer any license to its patents or trademarks or other rights. Any customer or user using this document or any of the products described herein assumes all risk and agrees to hold harmless Chipnorth Electronic Technology (Nanjing) Co., Ltd. and all companies whose products are displayed on Chipnorth Electronic Technology (Nanjing) Co., Ltd.

Chipnorth Electronic Technology (Nanjing) Co., Ltd. makes no warranty and assumes no responsibility for any products purchased through unauthorized sales channels. In the event that a customer purchases or uses a product from Chipnorth Electronic Technology (Nanjing) Co., Ltd. for any unintended or unauthorized use, the customer shall indemnify and hold harmless Chipnorth Electronic Technology (Nanjing) Co., Ltd. and its representatives from and against all claims, damages, and attorney's fees arising from any personal injury or death, directly or indirectly, arising out of or in connection with such purchase or use.